

## On Screen Display (OSD)

INS AI >

The invention relates to the provision and improvement to the provision of information to a user of a television system by the provision of an On Screen Display (OSD) on a display screen such as that of a television set.

00065190.092704

The generation of OSD's on television screens to provide information users is well known. However certain sequences of OSD generation operations can cause unwanted visual effects on the screen. Some known sequences of OSD deletion and creation which have been found in certain instances to cause problems include when the deletion of an OSD region occurs followed by the creation of another OSD region on screen. Secondly, a change in position of a region, followed by a drawing operation to that same region can cause problems and thirdly, changing the displayed data buffer for a region, followed by a drawing operation to the previously displayed buffer of the region, can also cause problems.

In addition to the operations indicated above, other operations may cause other situations which potentially cause unwanted effects, for instance the resizing of a region of the OSD.

Yet further, there is the problem of visual artefacts occurring under certain circumstances. Some of these circumstances can be include the updating of the OSD linked list, due to the change in time between changing the OSD linked list and the actioning of that change by processing means such as a decoder of a broadcast data receiver. The broadcast data receiver is the item of apparatus, provided integrally with the television set or connected thereto, which allows for the processing of received video, audio and/or auxiliary data from remote locations, and

A

synchronization  
synchronisation

US A27

changing  
signed  
~~C signed~~

In a first aspect of the invention there is provided a system for the control of the generation of an on-screen display (OSD) on a display screen, and wherein, upon the deletion, change or movement of an area of a first on screen display, control means for the display continue to operate the system until a request to generate, add or otherwise alter the display of the said area is received whereupon the control means detects whether or not a Vsync signal for the display screen has occurred since the change to the area of the first display.

In one embodiment, if the Vsync signal has occurred, the generation addition or other alteration with regard to the area of the OSD occurs immediately. If no Vsync signal has occurred

then the control means delays the new operation until the Vsync has occurred.

Typically, if a region of the OSD is deleted, the system can continue in operation until a request to create a new region is made. At that time, if a vsync signal has occurred since the deletion, the creation can take place immediately. If not, the creation must wait until a vertical sync occurs.

In a further embodiment, if the display buffer of a region is changed, the system can continue until a request to draw into the previously displayed buffer of the region is received, at which point the generation of said second display wait for a vsync signal if one has not occurred since the buffer content was changed.

In a yet further embodiment, if a region of the first display is moved, the system continues until a request to draw into its display buffer is received at which time the processing can continue immediately if a vsync signal has occurred since the movement of the region of the first display, otherwise the drawing command must wait for a vsync signal.

The invention as set out adds intelligence to the system by establishing whether there is and, if possible, eliminating, the need to wait for a vsync signal before generating the second display is actually required. If the delay is not required because the subsequent modification would not in fact cause an artefact then the update and generation of the second display can proceed without delay.

Typically, therefore, when the request for an alteration is made, the first OSD display continues to be displayed until the

09965190-092701

generation of the change occurs and so the user continues to view the first OSD display however the time for which they need to do so after the request which has commenced the need for alteration, can be reduced in accordance with the invention as the system does not always have to wait for the vsync signal to occur before generating the alteration, if the vsync signal has already occurred between the initial request and the command for commencing the alteration.

INS A3  
INS A4

A specific embodiment of the invention is now described with reference to the accompanying Figure

INS A5

In this example, the control means and system are provided as part of a broadcast data receiver and includes integrated circuit processing chips such as the ST3520 and 5512.

The conventional problem occurs because the integrated circuit devices need to 'look ahead' at the OSD information headers, to determine where on the display screen the OSD should be displayed. However the data which is actually to be displayed in the OSD is not read until it is required for the display to be generated.

Typically therefore the system includes a control means with a memory in which OSD definitions in a linked-list are held. A device register is provided which points to the head of the list. In this embodiment, there are two linked-lists, one for each video field, and similarly two registers.

A

In conventional procedures, when a vertical <sup>Synchronization</sup>~~synchronisation~~ pulse occurs at point A in Figure 1, the device register associated with the field at that location is read, and the header of the OSD region it references is also read. At this time,

102260 0615966

In a further conventional example, when the displayed buffer of the region is changed the displayed buffer is seen until the next vsync signal and any new data written to the buffer before the generation of the vsync signal time may be seen on screen.

In a yet further conventional example, in the case of a moved region, the movement does not take effect until the next vertical sync. Any drawing to the region will be seen at the old position until the next vsync signal.

Thus in accordance with the conventional approach unwanted visual effects are avoided by waiting for a vsync signal after any change is made to the linked-list of OSD headers, including addition or removal of a region or a change in a region's position and, while this prevents the visual effects it slows down operation of the OSD often unnecessarily.

In accordance with the invention, delays can be reduced or eliminated by initially deferring the wait for a vsync signal.

Thus, in the situation set out in the first conventional example given above, in accordance with the invention, if a region is deleted from the first display, the system will continue in

operation, without waiting for a vsync signal, and will continue until a request is received to generate the second display. If at the time of the request being received, a vsync signal has occurred, the control means can proceed to create the second display immediately. If no vsync signal has occurred then the control means will wait until this occurs.

In the situation set out in the second conventional example, in accordance with the invention, if the displayed buffer of a region is changed, the control means continues in operation until a request to draw into the previously displayed buffer of the region is received. If at the time of the request a vsync signal has occurred since the change of the buffer the drawing can occur immediately or alternatively the control means must wait until a vsync signal does occur.

In the third situation, in accordance with the invention, if a region of the first display is moved, the control means will continue until a request is received to draw into the displayed buffer at which time drawing occurs immediately if a vsync signal has occurred since the move or alternatively the control means must wait until the vsync signal is generated.

This solution allows operations that will not cause visual artefacts, to be performed without unnecessary waiting or delay, and also smoothes some of the peaks of processor/OSD activity at the time of the vertical sync signal.

INB AG

09965190 092704  
10/26/00 06153660